nsate for time-varying, possibly random, delays (jitter) in digital control systems is presented. Using time-stamps from the control system, a linear compensator is designed as an addon to an existing control system. Stability and performance analysis is performed, and leads to frequency domain conditions. Therefore, loop-shaping can be used for the compensator design. The design of the compensator can be done without a full process model.
Introduction
Many real-time control systems are subject to random time-delays caused by computation time, propagation delay in networks, task switching, etcetera. Throughout this paper, this random delay will be denoted jitter. Whereas a constant time-delay can be accounted for in a linear process model during controller design, jitter compensation is harder. This paper presents a method to improve a control system's behavior in presence of jitter. The idea is to add a time-delay-aware compensator to the original controller, so as to improve stability and performance of the control loop. The design of the compensator can be done without a full process model. One reason to use such a setup is that the compensation can be added to a control system with bad jitter performance, even if the original control design knowledge is not available.
Previous work includes both model-based and modelfree approaches. In both [6] and [4] , LQ-optimal controllers are presented. These are based on timestamps, just like our approach, but also on a perfect process model and delay statistics. At the other extreme, we have e.g. [5], where a linear filter is used as a predictor for the control output, to predict the next sample. No specific structure of the controller is assumed, and stability and performance are not discussed. Turning to specific controller structures, [2] presents the PIP-controller, a delay compensated PID controller using time-stamps, but essentially no The control system with delay after the controller Gray blocks are discrete-time, and white blocks are continuous-time. ZOH is a zero-order-hold (converting from discretetime to continuous time) and S h is a sampleand-hold with period h (converting from continuous-time to discrete-time).
process knowledge.
Much of the analysis in this paper is based on the stability criterion for varying time delays in [3], but the central results from. that paper are repeated here.
Problem formulation
Many real-world control systems can be modeled as a linear continuous-time plant and a discretetime controller (see Figure 1) . We assume that all continuous-time parts of the model (including the upcoming compensator) are stable and strictly proper, so that sampled-data H , theory can be used.
This restriction is not very severe, as almost all realworld systems pass it. The plant is sampled with an exact period of h seconds, and the controller and actuator are completely event-driven, acting on new input. Delay in the system may occur both before and after the controller, but we will ignore any knowledge of the delay before the controller and act as if all delay is affecting the control signal after the controller. The delay for sample n is denoted ~( n ) , and is bounded by Using these time-stamps, an add-on compensator for a given system will be designed. The compensator has two main objectives:
1. Maintain stability of the system in presence of jitter.
2. Maintain control performance in presence of jitter.
These two objectives are of course strongly connected. Without objective 2, though, a trivial way of stabilizing the control loop would be to turn off the controller as the plant P ( s ) is assumed to be stable.
Our proposed compensator structure is shown in Figure 2 . It is based on measuring the difference between the actual control signal and the wanted control signal from the controller. This difference signal (from now on delay error) is piecewise constant, as the controller is discrete-time with a zero-order hold at the output. The idea of the controller is to let the delay error pass two continuous-time linear systems ( D l ( s ) and Dz(s)) and add these signals before and after the compensator, respectively.
Naturally, D l ( s ) and &(s) are implemented in discrete-time in the digital controller using timestamps from the actuator. Using the continuoustime model, though, stability and performance of the system can be analyzed using standard linear systems theory.
The compensator structure is very similar to the well-known Smith predict,or with imperfect process model. In this paper, its effects on time-varying delays are discussed, as are the effects of choice of D l ( s ) and Dz(s). Ideally, we would like to require as little process knowledge a:: possible and still create a useful compensator. The following sections describe a stability criterion and an approximate performance condition, which both lead to loop-shaping design of D1 (s) and DZ (s) .
Stability analysis
If the controller is designed without jitter consideration (no matter which design method), it assumes the plant to behave in a certain way. Intuitively, bad performance of the control loop in presence of jitter is due to the unexpected behavior caused by the control signal not appearing in time at the plant. The idea of our compensator is to hide the delay-error of the plant to the controller for a short period of time. Thus, the compensator is a delay-error cancellation.
As both discrete-time and continuous-time transfer functions are used in the following sections, the notation s (~) is introduced for the system S(s) sampled at period h with zero-order-hold input.
If the delay z ( n ) fulfills (l), where h is the sample period of the controller, then the delay can be equivalently replaced by the structure in Figure 3 (as described in detail in [3]). 'The output from the delay is Therefore, it can be rewritten as
where The delay is split in a direct-feedthrough path and an error path, where the latter can be written as a discrete-time differentiator in series with the "gate"-function A(t).
Remark: If part of the delay is expected (e.g. meantime-delay), this delay can be inserted as the "errorfree-path, with delay error added just as described above. The A ( t ) can then take both positive and negative values, but this does not change the analysis below.
Rewriting as well as the closed loop of P(z) and C ( z ) are stable, it suffices to show stability of the "outer" loop. This can be done using the Small Gain Theorem as described in Il'r(w)ll < 1, va.
(6)
Remark: Approximating the criterion (6) in discrete time with compensation gives It can be seen from this criterion that without compensation, i.e. with &(s) = &(s) = 0 , high gain of the complementary sensitivity function at hzgh frequencies (i.e high bandwidth) will destroy our stability guarantee, and, empirically, stability.
Process

Figure 4:
The control loop rewritten. Stability can now be proven using Small Gain Theorem.
Performance analysis
The stability compensation in the previous section gives a hard stability guarantee if Ill(.) and/or &(s) is designed so that (6) holds. This section presents an approximate method to determine how performance is affected by jitter and our compensation. It will show how to choose &(s) and &(s) so that performance in presence of jitter is improved.
Throughout this section, performance is based on plant output error. Naturally, control signal variance can also be included in the performance measure, but this is in some sense handled by the stability analysis in Section 3. As the effect of jitter is studied, our performance measure should only be affected by the increased error induced by jitter. Good performance means low impact from disturbance to plant output and control signal.
Performance measure
A disturbance U is introduced before the plant in Figure 5. An approximate operator from U to output y will now be derived, and from this a frequency domain performance measure. To simplify matters, A(t) will be treated as an LTI gain, and discrete-time versions of all continuous-time blocks will be used. The relation between y and U in Figure 5 then becomes Removing (CBI + D 2 -CP)AB1 in the denominator does not change much if (6) holds with some margin.
(As, at high frequencies Il(CDl+&-CP)II
1, and at low frequencies llBlll .g 1.)
If there is no delay, i.e. A = 0, the relation becomes
(9)
On the other hand, using "worst-case" delay, i.e A = 1 it can be written as The relation from disturbance to increased output error (due to jitter) can thus be approximated by -.
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Thus, for good performance, this should be as low as possible. Note that this measure is approximate but useful when comparing two alternative compensator (or controller) designs. Comparing with exactly computed results for many examples indicates that the performance plot gives good information on which controller is best.
Compensator Design
This section will describe illustrate how the compensators D l ( s ) and D~(s) can be chosen to increase stability and performance. The results are obtained by comparing (7) and (11). First, consider two extreme cases:
Error feedback Hypothetically, by letting D l ( s ) = 0 and D2(s) M 1, essentially all delay error is fed back to the next control signal (although this is not possible from the requirement of strictly proper D1 and D2). The approximate performance measure (11) shows that not much increase in output error due to jitter is to be expected. Tuming to stability, though, (7) becomes for high frequencies. As IIBl(eiWh)ll + 2 for high U , (12) is not expected to hold.
Perfect cancellation:
Another extreme approach is to let D l ( z ) = P ( s ) and D2(s) = 0, i.e. to hide all delay error from the controller (this is the classic Smith predictor). This means that (7) holds with infinite margin. On the other hand, (11) becomes
and thus a P with e.g. a (double integrator will lead to very bad performance -as expected, as this approach essentially hides all delay error. Note that for fixed delays (and a perfect. process model), the Smith predictor does not introduce performance problems. With varying delays, thou.gh, this delay error hiding can lead to large plant errors.
A compromise: The two examples above enhance either performance or stability, but not both. Using the fact that the tvvo approaches may be separated in frequency, one can use the combination of the two:
For D l ( s ) , a compensator which cancels P ( s ) at high frequencies should be used. The highfrequency characteristics of P ( s ) is mainly determined by the roll-off R O ( P ( s ) ) , defined as R O ( P ( s ) ) = # of poles -# of zeros.
As the compensator should also not affect the performance at low frequencies, the following structure for D1 (s) :is suggested:
where u p is the frequency from which the compensator is active and K is the gain.
If low-frequency disturbance-rejection is important, let &(s) be a low pass filter with &(O) = 1. This will increase performance at low frequencies, but not destroy stability at high frequencies.
Using this compensator, only high frequency knowledge ofP(s) is required to tune &(s) and &(s). For low frequencies, the "built-in" knowledge in the controller C ( z ) is reused by feeding back delay errors through Dz (s) .
For complex control systems, it may not be feasible to use the structure in (14) to cancel P ( s ) at high frequencies. Naturally, even &(s) may be used to accomplish this if it can be done with a less complex compensator. This is done in the DVD control example in Section 6.2.
Evaluation
Two examples of the proposed jitter compensation are presented in this section. The first is a classic, theoretical, jitter-sensitive control loop, whereas .the other is a DVD focus process model from the real world. For performance calculation, standard I LQ cost have been used in all cases.
The cost evaluation is done using the the author's MATLAB toolbox JITTERBUG (available upon request), which calculates steady-state variance (and thus cost) for mixed continuous/discrete-time systems with random delays.
Example 1: A simple system
The following simple system is taken from [l] . It is controlled by a LQG controller with h = 0.05 S . The choice of cost function J below makes it very sensitive to jitter.
The cost function for which the LQG controller is designed, and which is used in the evaluation is the standard
~( t )~Q x ( t ) + ~( t )~R u ( t ) d t . (15)
As can be seen in Figure 6 , stability cannot be guaranteed for the system if jitter with z < h is intro- i.e to mimic the behavior of P(s) at high frequencies. In this case, the choice of D l ( s ) does not only increase stability, but also improves Qperf(m), as can be seen in Figure 6 .
Calculating the exact steady-state cost J using JIT-TERBUG, using a delay z(n) uniformly distributed in [0, zmax], the cost in Figure 7 is obtained.
Example 2 A DVD player
In a DVD (or CD) player, a track on the disk has to be followed with high precision. This is done by controlling a lens so that the read laser spot is centered on the track, both in radial and focus position (sideways and in height). The following is a sixth order linear model of the focus servo in a common Calculating the exact cost under the same assumptions as in Example 1 gives the plot in Figure 9 . Again, using loop shaping and partial process knowledge, an add-on jitter compensator was designed, improving both control performance and stability. 
Conchusions
In this paper, a method to do compensation for time-varying delays (jitter) in control loops, using time-stamps is presented. Stability and performance analysis leads to frequency domain conditions, which implies that loop-shaping can be used to design the compensator. The method can be used even in cases where a full process model is not available.
